

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box Use Alekandri, Virginia 22313-1450 www.usob.ogo

DATE MAILED: 09/15/2006

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/765,897	01/29/2004	Chih-Yung Chen	4425-343	2606
7590 09/15/2006			EXAMINER	
LOWE HAUPTMAN GILMAN & BERNER, LLP			DOAN, DUC T	
Suite 310 1700 Diagonal Road			ART UNIT	PAPER NUMBER
Alexandria, VA 22314			2188	* * * * * * * * * * * * * * * * * * * *

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/765,897	CHEN ET AL.				
Office Action Summary	Examiner	Art Unit				
	Duc T. Doan	2188				
The MAILING DATE of this communication app						
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on 05 Ju	ily 2006.					
_						
3) Since this application is in condition for allowan	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) Claim(s) 1-20 is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-20</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or	election requirement.					
Application Papers						
9) The specification is objected to by the Examiner	r.					
10)⊠ The drawing(s) filed on <u>05 July 2006</u> is/are: a)∑	☑ accepted or b)☐ objected to b	y the Examiner.				
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a)⊠ All b)□ Some * c)□ None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No.						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
dec the attached detailed office action for a list of the certified copies not received.						
Attachmant(s)						
Attachment(s) 1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date						
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	5) Notice of Informal Page 6) Other:	atent Application				
S. Patent and Trademark Office						

DETAILED ACTION

Status of Claims

Claims 1-20 have been presented for examination in this application. In response to the last office action, the specification has been amended, claims 1-4,8-11,15-19 have been amended. As the result, claims 1-20 are now pending in this application.

Claims 1-20 are rejected.

Applicant's arguments filed 7/5/06 have been fully considered but they are mooted in view of new ground(s) of rejection necessitated by the Applicant's amendments to the claims.

All rejections and objections not explicitly repeated below are withdrawn.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1,3-8,10-16,18-20 rejected under 35 U.S.C. 103(a) as being unpatentable over Stoye (US 6754899) in view of Boudreau et al (US 4493036).

As in claim 1, Stoye discloses a data access apparatus comprising: an external memory unit for storing data (Stoye's column 2 lines 25-30, external memory, Fig 1: #16), wherein the external memory unit has a second time cycle for performing a task; and a control unit couples with the external memory unit via a memory bus (Stoye's Fig 1: #11 IOP corresponding to the claim's control unit, coupling to Fig 1: #14 memory bus), comprising: a microprocessor unit. having a first time cycle to perform a microprocessor operating (Stoye's Fig 1: #12 PP protocol processor, operating at a first clock cycle, requiring to synchronizing its operations with memory that operating at a second clock cycle, see Stoye's column 1 line 65 to column 2 line 3); and a memory interface control unit for directing accessing data toward to a data address of the external memory unit, wherein the microprocessor unit could access data from the external memory via the memory interface control unit (Stoye's Fig 1: #16 memory controller unit directs memory accesses of the PP processor to the external memory, see column 1 lines 45-62); wherein the external memory unit has a data segment storing a flow control parameters and numerical arithmetic of the microprocessor operating, when the microprocessor unit is going to access the data segment storing flow control parameters and numerical arithmetic from the external memory unit, an access request signal for accessing the data segment is directed to the external memory (Stoye's column 1 lines 21-25 discloses the external memory contains segments that store PP processor codes, data, data buffers, multiple data structures, multiple flow tables and data structures shared by the IOP and the PP processors), and the claim further recites

the first time cycle is suspended until an acknowledge signal illustrative of the microprocessor unit may access the data segment of the external memory is received. Stoye's

Art Unit: 2188

column 1 line 43-50 discloses a situation wherein the memory access request of the PP processor can be suspended without any ill effect, that is the PP processor simply entering the wait state, until the memory completes servicing the memory access request of the IOP processor, see column 1 line 65 to column 2 line 3). Stoye does not expressly disclose the acknowledged signal. However, Boudreau discloses a system of multiple I/O controllers (Boudreau's Fig 1: #103, #104), sharing a main memory (Boudreau's Fig 1: #110) with a processor (Boudreau's Fig 1: #101), and the associated prioritize circuit to arbitrate memory access requests from these processor, controllers and refresh logic (Boudreau's column 1 lines 36-50). This prioritize circuit provides a signal MEBUSY to the CPU (corresponding to the claim's acknowledge signal) to indicates when CPU may access the data in the memory. It would have been obvious to one of ordinary skill in the art at the time of invention to include the prioritize circuit and memory busy signal as suggested by Boudreau in Stoye's system thereby allowing the memory arbitrating the requests in an automatically manner, on the behalf of the CPU, Boudreau's column 12 lines 40-57).

As in claim 3, the claim recites wherein the first time cycle is revived from suspending when the second time cycle is finished. The claim rejected based on the same rationale as of claim 1.

As in claim 4, the claim recites wherein the duration suspending the first time cycle is a time when the external memory unit finishes a current task. The claim rejected based on the same rationale as of claim 1. Boudreau's column 12 lines 40-57 disclose the MEBUSY signal suspends the CPU's memory access until it completes the current memory access.

Application/Control Number: 10/765,897

Art Unit: 2188

As in claim 5, Boudreau's column 1 lines 42-50 disclose wherein the external memory unit is dynamic random access memory.

As in claim 6, the claim recites wherein a capacity of the data segment of the external memory unit is smaller that a capacity of the external memory unit. Stoye's column 1 lines 21-25 discloses the external memory contains segments that store PP processor codes, data, data buffers, multiple data structures, multiple flow tables and data structures shared by the IOP and the PP processors. Therefore, the external memory not only contains data segments corresponding to the PP processor, but it also contain data buffers for IOP processor such that IOP processor can use to store data being received from an external peripheral device (see Stoye's column 1 lines 40-43).

As in claim 7, the claim recites wherein data access apparatus could be applied to an optical-electronic system and which is selected from CD-ROM, CD-RW, CD-RW,DVD+/-Rom, DVD+/-RW. Stoye discloses a data access method for a device comprises of an internal processor (Stoye's Fig 1: PP processor), an IOP processor to receive an external data stream from a peripherals device (Stoye's Fig 1: dev) and storing in a shared memory (Stoye's Fig 1: #16 main memory has data buffers to receive this external data stream). The main memory further contains data segments corresponding to the internal processor PP. Stoye teaches that this device can be used as the peripherals device controller to communicate with other peripherals devices. Furthermore, the peripheral device controller by definition includes hard disk drive, tape drive, and optical-magnetic drive such as CD-ROM etc.. Therefore, Stoye clearly suggest this device controller could be applied to an optical-electronic system as claimed.

Claims 8,15 rejected based on the same rationale as of claim 1.

Page 6

Claims 10,18 rejected based on the same rationale as of claim 3.

Claims 11,19 rejected based on the same rationale as of claim 4.

Claim 12 rejected based on the same rationale as of claim 5.

Claim 13 rejected based on the same rationale as of claim 6.

Claims 14,20 rejected based on the same rationale as of claim 7.

Claim 16 rejected based on the same rationale as of claim 1.

Claims 2,9,17 rejected under 35 U.S.C. 103(a) as being unpatentable over Stoye (US 6754899), Boudreau et al (US 4493036) as applied to claims 1,8,15 and in view of Gappisch et al (US 2003/0033490).

As in claim 2, the claim recites wherein the first time cycle is much longer than the second time cycle. Stoye and Boudreau do not expressly disclose the memory cycle time "second cycle time" is longer than the processor cycle time "first cycle time". However, it is commonly known in the art that the processors are running at a higher clock frequency than the clock frequency of the memory device. Gappisch's discloses a system comprises multiple processors (Gappisch's Fig 3: CPU_A, CPU_B) that share a memory device (Gappisch's Fig 3: #Flash memory array), the processors are running at higher clock frequency that that of the memory device (Gappisch's Fig 2: CLK_A, CLK_A and access frequency of memory device TaccFlash). It would have been obvious to one of ordinary skill in the art at the time of invention to include the synchronizing circuit as suggested by Gappisch in Stoye's system thereby allowing each CPU can synchronizing with the share memory device independently, thereby further increase

Art Unit: 2188

overall throughput of a system having multiple processing elements, see Gappisch's paragraphs 26,27).

Claims 9,17 rejected based on the same rationale as of claim 2.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

When responding to the office action, Applicant is advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist examiner to locate the appropriate paragraphs.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Duc T. Doan whose telephone number is 571-272-4171. The examiner can normally be reached on M-F 8:00 AM 05:00 PM.

Application/Control Number: 10/765,897

Art Unit: 2188

......

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Mano Padmanabhan can be reached on 571-272-4210. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SK

REGINALD BRAGDON
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100

Page 8